

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V546H1 SUFFIX: LS2

Customer:	
APPROVED BY	SIGNATURE
<u>Name / Title</u> Note	
Please return 1 copy for your conficomments.	irmation with your signature and

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	YI-CHEN Chiang

Version 2.1 1 Date:07 Apr.2011



CONTENTS

REVISION HISTORY	4
1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	
2.2 ELECTRICAL ABSOLUTE RATINGS	
2.2.1 TFT LCD MODULE	
2.2.2 BACKLIGHT CONVERTER UNIT	
3. ELECTRICAL CHARACTERISTICS	
3.1 TFT LCD MODULE	
3.2 BACKLIGHT UNIT	
3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C)	
3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)	
Note (6) Below diagram is only for power supply design reference	
3.2.3 CONVERTER INTERFACE CHARACTERISTICS	14
4. BLOCK DIAGRAM OF INTERFACE	
4.1 TFT LCD MODULE	16
5 .INPUT TERMINAL PIN ASSIGNMENT	
5.1 TFT LCD MODULE	17
Note (11) Please reference Appendix A	22
5.2 BACKLIGHT UNIT	
5.3 DRIVING BOARD UNIT	
5.4 BLOCK DIAGRAM OF INTERFACE	26
5.5 LVDS INTERFACE	
5.6 COLOR DATA INPUT ASSIGNMENT	29
6. INTERFACE TIMING	31
Version 2.1 2	Date:07 Apr.2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





6.1.1 Timing spec for Frame Rate = 100Hz	
	32
6.2 POWER ON/OFF SEQUENCE	35
6.2.1 POWER ON/OFF SEQUENCE	35
6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON	36
7. OPTICAL CHARACTERISTICS	37
7.1 TEST CONDITIONS	37
7.2 OPTICAL SPECIFICATIONS	38
8. DEFINITION OF LABELS	
8.1 CMI MODULE LABEL	44
9. Packaging	45
9.1 PACKING SPECIFICATIONS	45
9.2 PACKING METHOD	45
10.Internal Standart	47
10.1 ASSEMBLY AND HANDLING PRECAUTIONS	47
10.2 EMC	47
11. PRECAUTIONS	48
11.1 ASSEMBLY AND HANDLING PRECAUTIONS	48
11.2 SAFETY PRECAUTIONS	48
12. MECHANICAL CHARACTERISTIC	49

Version 2.1 3 Date:07 Apr.2011





REVISION HISTORY

Version	Date	Page (New)	Section	Description
A1	Dec.28,10	all	all	Tentative Specification Ver 0.0 was first issued.
B1	Jan.25.11	6	1.5	Update weight in MECHANICAL SPECIFICATION
		11	3.1	Update Notes(4) LVDS input characteristic in ELECTRICAL CHARACTERISTIC
		12	3.2.2	Update 2D/3D power consumption in CONVERTER CHARACTERISTICS
		16	4.1	Update BLOCK DIAGRAM of INTERFACE
		17	5.1	Update PIN ASSIGNMENT in 2,3,16,43
		21,22	5.1	Update Note(2)(3)(7)(8)(9)(10)(11) in PIN ASSIGNMENT
		26	5.4	Update BLOCK DIAGRAM OF INTERFACE
		35	6.2.1	Update POWER ON/OFF SEQUENCE
		36	6.2.2	Update description of sub-title
		38	7.2	Update OPTICAL SPECIFICATION
		51	Appendix A	New added
C1	Mar 9.11	6	1.5	Update weight in MECHANICAL SPECIFICATIONS
		12	3.2.2	Update Converter Input Current in CONVERTER CHARACTERISTICS
		13	3.2.2	Update Converter Note(6) in CONVERTER CHARACTERISTICS
		14	3.2.3	Update CONVERTER INTERFACE CHARACTERISTICS
		16	4.1	Modify Block Diagram of Interface in TFT LCD Module
		36	6.2.2	Update the define of T10
		38	7.2	Update OPTICAL SPECIFICATIONS
		44	8.1	Update CMI MODULE LABEL
		45	9.2	Update CMO Logo in PACKING METHOD
		48	11	Update side mount dimension in MECHANICAL CHARACTERISTIC
		49	11	Update Module Label Position in MECHANICAL CHARACTERISTIC
		51	Appendix A	Modify the description in Note 2
C1	Apr.7.11	38	7.2	Modify 2D luminance min in Optical Specification

Version 2.1 Date:07 Apr.2011



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V546H1-LS2 is a 54.6" TFT Liquid Crystal Display module with LED Backlight unit and 4ch-LVDS interface.

This module supports 1920 x 1080 HDTV format and can display true 1.073G colors (8-bit + Hi-FRC /color).

The driving board module for backlight is built-in.

1.2 FEATURES

- High brightness 400nits
- High contrast ratio 6000:1
- Fast response time Gray to Gray typical 6ms
- High color saturation 72% NTSC
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 120 Hz frame rate
- Ultra wide viewing angle: Super MVA technology
- RoHs compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	1209.6(H) x 680.4(V) (54.6" diagonal)	mm	(1)
Bezel Opening Area	1217.6 (H) x 688.4 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920x R.G.B. x 1080	pixel	-
Pixel Pitch(Sub Pixel)	0.21(H) x 0.63(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	1.073G	color	-
Display Operation Mode	Transmissive mode / Normally black	-	-
Surface Treatment	Anti-Glare coating (11% Low Haze)	-	(2)

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.





1.5 MECHANICAL SPECIFICATIONS

l I	Item		Тур.	Max.	Unit	Note
	Horizontal (H)	1254.1	1255.6	1267.1	mm	Module Size
	Vertical (V)	724.9	726.4	727.9	mm	
Module Size Weight		15.2	16.2	17.2	mm	To Rear
	Depth (D)	23	24	25	mm	To converter cover
	Weight	14000	14500	15000	g	Weight

Note (1)Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth does not include connectors.

Version 2.1 6 Date:07 Apr.2011






2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	V	alue	Unit	Note	
item	Symbol	Min.	Max.	Ullit	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T_OP	0	50	°C	(1), (2)	
Shook (Non Operating)	±X, ±۱		30	G	(3), (5)	
Shock (Non-Operating)	$S_{NOP} = \frac{\pm X, \pm 1}{\pm Z}$] -	30	G		
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) $10 \sim 200$ Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Version 2.1 7 Date:07 Apr.2011





2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Svmbol	Va	lue	Unit	Note	
	Cymbe.	Min.	Max.	O i iii	110.0	
Power Supply Voltage	V _{cc}	-0.3	13.5	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	3.6	V	(1)	

2.2.2 BACKLIGHT CONVERTER UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Light Bar Voltage	V _W	Ta = 25 ℃	1	1	60	V_{RMS}	3D Mode
Converter Input Voltage	V_{BL}	-	0	-	30	V	
Control Signal Level	-	-	-0.3	-	7	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.

Version 2.1 8 Date:07 Apr.2011



PRODUCT SPECIFICATION

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

Parameter				Value					
		Symbol	Min.	Тур.	Max.	Unit	Note		
Power Supply Voltage			V _{CC}	10.8	12	13.2	V	(1)	
Rush Curr	ent		I _{RUSH}	_	_	4.4	Α	(2)	
		White Pattern	_	_	7.2	8.4	W		
Power Co	nsumption	Horizontal Stripe	_	_	16.8	20.4	W		
		Black Pattern	_	_	6.96	8.16	W	(2)	
Power Supply Current		White Pattern	_	_	0.6	0.7	Α	(3)	
		Horizontal Stripe	_	_	1.4	1.7	Α		
		Black Pattern	_	-	0.58	0.68	Α		
	Differential In Threshold Vo		V _{LVTH}	+100		_	mV		
	Differential In Threshold Vo	put Low	V _{LVTL}		_	-100	mV		
LVDS interface		Common Input Voltage		1.0	1.2	1.4	V	(4)	
interrace	Differential in (single-end)	Differential input voltage (single-end)		200	_	600	mV		
		Terminating Resistor		_	100	_	ohm		
CMIS	Input High Th	nreshold Voltage	V _{IH}	2.7	_	3.3	V		
interface	Input Low Th	reshold Voltage	V _{IL}	0	_	0.7	V		


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:


Version 2.1 Date:07 Apr.2011








Vcc rising time is 470us




Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, f_v = 120 Hz, whereas a power dissipation check pattern below is displayed.

Version 2.1 10 Date:07 Apr.2011





Note (4) The LVDS input characteristics are as follows:



Version 2.1 11 Date:07 Apr.2011





PRODUCT SPECIFICATION

3.2 BACKLIGHT UNIT

3.2.1 LED LIGHT BARCHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note	
Farameter	Syllibol	Min.	Тур.	Max.	Offic	Note
Total Current (16 String)	If	-	2560	2713.6	mA	
On a Ohio a Ourseat	I _{L(2D)}	-	160	169.6	mA	
One String Current	I _{L(3D)}	-	400	424	mApeak	3D ENA=ON
LED Forward Voltage	V_{f}	3.0	3.4	3.8	V _{DC}	I _L =160mA
One String Voltage	V _W	36.0	-	45.6	V_{DC}	I _L =160mA
One String Voltage Variation	$\triangle V_W$	-	-	2	V	
Life time	-	30,000	-	-	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = 25±2°C, I_L =160mA.

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Dovernator	Cy made al	Value			l lm:4	N-4-
Parameter	Symbol	Min. Typ.		Max.	Unit	Note
Power Consumption	P _{BL(2D)}	-	116	133.5	W	(1), (2) IL = 160 mA
Fower Consumption	P _{BL(3D)}	<u>-</u>	73.38	86.84	W	(1), (2) IL=400mA.
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC	
Convertor Input Current	I _{BL(2D)}	4.32	5.4	6.16	Α	Non Dimming
Converter Input Current	I _{BL(3D)}	2.16	2.7	3.62	Α	
Input Inrush Current	I _{R(2D)}	-	-	8.4	Apeak	V _{BL} =22.8V,(IL=typ.) (3), (6)
Input Inrush Current	I _{R(3D)}	-	-	13.6	Apeak	V _{BL} =22.8V,(IL= 400mA.)(3), (6)
Dimming Frequency	FB	150	160	170	Hz	(5)
Minimum Duty Ratio	DMIN	5	10	-	%	(4), (5)

Version 2.1 12 Date:07 Apr.2011





Note (1) The power supply capacity should be higher than the total converter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when converter dimming.


Note (2) The measurement condition of Max. value is based on 55" backlight unit under input voltage 24V, average LED current 169.6 mA at 2D Mode (LED current 424 mA_{peak} at 3D Mode) and lighting 1 hour later.

Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.

Note (4) 5% minimum duty ratio is only valid for electrical operation.

Note (5) FB and DMIN are available only at 2D Mode.

Note (6) Below diagram is only for power supply design reference.







PRODUCT SPECIFICATION

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol Test		Value			Unit	Note	
Parameter		Condition		Min.	Тур.	Max.	Unit	Note	
On/Off Control Voltage	ON	VBLON	_	2.0	_	5.5	V		
On/On Control voltage	OFF	VBLOIN	_	0	_	0.8	V		
External PWM Control	ні		_	2.0	_	5.25	V	Duty on	
Voltage	LO	VEPWM	_	0	_	0.8	V	Duty off (5), (6)	
Error Signal		ERR	I	l	1	1		Abnormal: Open collector Normal: GND (4)	
VBL Rising Time		Tr1	_	30			ms	10%-90%V _{BL}	
Control Signal Rising Time		Tr		-	1	100	ms		
Control Signal Falling Time		Tf	-		_	100	ms		
PWM Signal Rising Time		TPWMR	-0		_	100	us	(6)	
PWM Signal Falling Time		TPWMF)_		100	us	(6)	
Input Impedance		Rin	-	1	_	_	МΩ	EPWM, BLON	
PWM Delay Time		TPWM	_	100	_	300	ms	(6)	
DI OND I T		Ton	_	300		500	ms		
BLON Delay Time		T _{on1}	_	300	_	500	ms		
BLON Off Time		Toff	_	300	_	500	ms		

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

- Note (4) When converter protective function is triggered, ERR will output open collector status.
- Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.

Note (6) EPWM is available only at 2D Mode.

Version 2.1 14 Date:07 Apr.2011









Fig. 1




Version 2.1 15 Date:07 Apr.2011





4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE



Version 2.1 16 Date:07 Apr.2011



5.INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment: (FI-RF51S-HF(JAF) or equivalent)

Pin	Name	Description	Note	
1	N.C.	No Connection	(1)	
2	SCL	EEPROM Serial Clock (for local dimming demo function)	(44)	
3	SDA	EEPROM Serial Data (for local dimming demo function)	(11)	
4	N.C.	No Connection	(1)	
5	L/R_O	Output signal for Left Right Glasses control	(10)	
6	N.C.	No Connection	(1)	
7	SELLVDS	LVDS Data Format Selection	(2)(7)	
8	N.C.	No Connection		
9	N.C.	No Connection	(1)	
10	N.C.	No Connection		
11	GND	Ground		
12	CH1[0]-	First pixel Negative LVDS differential data input. Pair 0		
13	CH1[0]+	First pixel Positive LVDS differential data input. Pair 0		
14	CH1[1]-	First pixel Negative LVDS differential data input. Pair 1	(0)	
15	CH1[1]+	First pixel Positive LVDS differential data input. Pair 1	(9)	
16	CH1[2]-	First pixel Negative LVDS differential data input. Pair 2		
17	CH1[2]+	First pixel Positive LVDS differential data input. Pair 2		
18	GND	Ground		
19	CH1CLK-	First pixel Negative LVDS differential clock input.	(0)	
20	CH1CLK+	First pixel Positive LVDS differential clock input.	(9)	
21	GND	Ground		
22	CH1[3]-	First pixel Negative LVDS differential data input. Pair 3		
23	CH1[3]+	First pixel Positive LVDS differential data input. Pair 3	(9)	
24	CH1[4]-	First pixel Negative LVDS differential data input. Pair 4		
25	CH1[4]+	First pixel Positive LVDS differential data input. Pair 4		
26	2D/3D	Input signal for 2D/3D Mode Selection	(3)(6)(8)	
27	L/R	Input signal for Left Right eye frame synchronous	(4)(8)	
28	CH2[0]-	Second pixel Negative LVDS differential data input. Pair 0	(9)	

Version 2.1 17 Date:07 Apr.2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





29	CH2[0]+	Second pixel Positive LVDS differential data input. Pair 0	
30	CH2[1]-	Second pixel Negative LVDS differential data input. Pair 1	
31	CH2[1]+	Second pixel Positive LVDS differential data input. Pair 1	(9)
32	CH2[2]-	Second pixel Negative LVDS differential data input. Pair 2	
33	CH2[2]+	Second pixel Positive LVDS differential data input. Pair 2	
34	GND	Ground	
35	CH2CLK-	Second pixel Negative LVDS differential clock input.	(0)
36	CH2CLK+	Second pixel Positive LVDS differential clock input.	(9)
37	GND	Ground	
38	CH2[3]-	Second pixel Negative LVDS differential data input. Pair 3	
39	CH2[3]+	Second pixel Positive LVDS differential data input. Pair 3	(9)
40	CH2[4]-	Second pixel Negative LVDS differential data input. Pair 4	(9)
41	CH2[4]+	Second pixel Positive LVDS differential data input. Pair 4	
42	LD_EN	Input signal for Local Dimming Enable	(5)(8)
43	SCN_EN	Input signal for Scanning Enable	(6)(8)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	vcc	+12V power supply	
49	vcc	+12V power supply	
50	vcc	+12V power supply	
51	vcc	+12V power supply	

Version 2.1 18 Date:07 Apr.2011



CNF2 Connector Pin Assignment (FI-RF41S-HF (JAF) or equivalent)

Pin	Name	Description	Note	
1	N.C.	No Connection		
2	N.C.	No Connection	1	
3	N.C.	No Connection	1	
4	N.C.	No Connection	(1)	
5	N.C.	No Connection	(1)	
6	N.C.	No Connection		
7	N.C.	No Connection		
8	N.C.	No Connection		
9	GND	Ground		
10	CH3[0]-	Third pixel Negative LVDS differential data input. Pair 0		
11	CH3[0]+	Third pixel Positive LVDS differential data input. Pair 0]	
12	CH3[1]-	Third pixel Negative LVDS differential data input. Pair 1	(0)	
13	CH3[1]+	Third pixel Positive LVDS differential data input. Pair 1	(9)	
14	CH3[2]-	Third pixel Negative LVDS differential data input. Pair 2	1	
15	CH3[2]+	Third pixel Positive LVDS differential data input. Pair 2		
16	GND	Ground		
17	CH3CLK-	Third pixel Negative LVDS differential clock input.	(0)	
18	CH3CLK+	Third pixel Positive LVDS differential clock input.	(9)	
19	GND	Ground		
20	CH3[3]-	Third pixel Negative LVDS differential data input. Pair 3		
21	CH3[3]+	Third pixel Positive LVDS differential data input. Pair 3	(0)	
22	CH3[4]-	Third pixel Negative LVDS differential data input. Pair 4	(9)	
23	CH3[4]+	Third pixel Positive LVDS differential data input. Pair 4		
24	GND	Ground		
25	GND	Ground		
26	CH4[0]-	Fourth pixel Negative LVDS differential data input. Pair 0		
27	CH4[0]+	Fourth pixel Positive LVDS differential data input. Pair 0		
28	CH4[1]-	Fourth pixel Negative LVDS differential data input. Pair 1	(9)	
29	CH4[1]+	Fourth pixel Positive LVDS differential data input. Pair 1	†	
30	CH4[2]-	Fourth pixel Negative LVDS differential data input. Pair 2		

Version 2.1 19 Date:07 Apr.2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





31	CH4[2]+	Fourth pixel Positive LVDS differential data input. Pair 2	(9)
32	GND	Ground	
33	CH4CLK-	Fourth pixel Negative LVDS differential clock input.	(0)
34	CH4CLK+	Fourth pixel Positive LVDS differential clock input.	(9)
35	GND	Ground	
36	CH4[3]-	Fourth pixel Negative LVDS differential data input. Pair 3	
37	CH4[3]+	Fourth pixel Positive LVDS differential data input. Pair 3	(0)
38	CH4[4]-	Fourth pixel Negative LVDS differential data input. Pair 4	(9)
39	CH4[4]+	Fourth pixel Positive LVDS differential data input. Pair 4	
40	GND	Ground	
41	GND	Ground	

CN6 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)

	_		
1	N.C.	No Connection	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	
4	GND	Ground	
5	N.C.	No Connection	(1)
6	L/R_O	Output signal for Left Right Glasses control	(10)
7	N.C.	No Connection	
8	N.C.	No Connection	(1)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Version 2.1 20 Date:07 Apr.2011





Note (3) 2D/3D mode selection.

L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
Н	3D Mode

Note (4) Input signal for Left Right eye frame synchronous

 V_{IL} =0~0.8 V, V_{IH} =2.0~3.3 V

L/R	Note
L	Right synchronous signal
Н	Left synchronous signal

Note (5) Local dimming enable selection.

L= Connect to GND or Open, H=Connect to +3.3V

LD_EN	Note
L or Open	Local Dimming Disable
Н	Local Dimming Enable


Note (6) Scanning enable selection.

L= Connect to GND or Open, H=Connect to +3.3V

SCN_EN	Note
L or Open	Scanning Disable
Н	Scanning Enable

Note (7) SELLVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side

R1 < 1K

Version 2.1

Note (8) 2D/3D, L/R, LD_EN and SCN_EN signal pin connected to the LCM side has the following diagram.


21

Date:07 Apr.2011





R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side: R1 < 1K

Note (9) LVDS 4-port Data Mapping

Port	Channel of LVDS	Data Stream
1st Port	First Pixel	1, 5, 9,1913, 1917
2nd Port	Second Pixel	2, 6, 10,1914, 1918
3rd Port	Third Pixel	3, 7, 11,1915, 1919
4th Port	Fourth Pixel	4, 8, 12,1916, 1920

Note (10) The definition of L/R_O signal as follows

$$L= 0V$$
 , $H= +3.3V$

L/R_O	Note
L	Right glass turn on
Н	Left glass turn on

Note (11) Please reference Appendix A



PRODUCT SPECIFICATION

5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN2 (Housing): CI0113M1HR0-LA (CvilLux)

Pin No.	Symbol	Description
1	VLED+	Positive of LED String
2	NC	NC
3	N-	
4	N-	Nagative of LED Otaling
5	N-	Negative of LED String
6	N-	
7	NC	NC
8	N-	
9	N-	Negative of LED String
10	N-	Negative of LED String
11	N-	
12	NC	NC
13	VLED+	Positive of LED String

CN3 (Housing): CI0112M1HR0-LA (CvilLux)

Pin No.	Symbol	Description						
1	VLED+	Positive of LED String						
2	NC	NC						
3	N-							
4	N-	Nogative of LED String						
5	N-	Negative of LED String						
6	N-							
7	N-							
8	N-	Negative of LED String						
9	N-	Negative of LED String						
10	N-							
11	NC	NC						
12	VLED+	Positive of LED String						

Note (1)The backlight interface housing for high voltage side is a model 51281-1094, manufactured by Molex or equivalent. The mating header on converter part number is 51281-1094

Version 2.1 23 Date:07 Apr.2011





5.3 DRIVING BOARD UNIT

CN1(Header): S14B-PH-SM4-TB (JST) or Cl0114M1HR0-LA (CvilLux)

Pin No.	Symbol	Feature							
1									
2									
3	VBL	+24V							
4									
5									
6									
7									
8	GND	GND							
9									
10									
11	ERR	Normal (GND) Abnormal (Open							
12	BLON	BL ON/OFF							
13	NC	NC							
14	E_PWM	External PWM Control							



Notice

1. If Pin14 is open, E_PWM is 100% duty.

CN2: CI0113M1HR0-LA (CvilLux)

		· · · · · · · · · · · · · · · · · · ·
Pin No.	Symbol	Feature
1	VLED+	Positive of LED String
2	NC	NC
3	N-	
4	N-	Nogative of LED String
5	N-	Negative of LED String
6	N-	
7	NC	NC
8	N-	
9	N-	Negative of LED String
10	N-	Negative of LED String
11	N-	
12	NC	NC
13	VLED+	Positive of LED String

CN3: CI0112M1HR0-LA (CvilLux)


Pin No.	Symbol	Feature
1	VLED+	Positive of LED String
2	NC	NC
3	N-	
4	N-	Negative of LED String
5	N-	Negative of LED String
6	N-	
7	N-	
8	N-	Negative of LED String
9	N-	Negative of LED String
10	N-	
11	NC	NC
12	VLED+	Positive of LED String

Version 2.1 25 Date:07 Apr.2011





5.4 BLOCK DIAGRAM OF INTERFACE



Version 2.1 26 Date:07 Apr.2011





AR0~AR9: First pixel R data AG0~AG9: First pixel G data AB0~AB9: First pixel B data BR0~BR9: Second pixel R data

BG0~BG9: Second pixel G data BB0~BB9: Second pixel B data

DE: Data enable signal DCLK: Data clock signal

The third and fourth pixel are followed the same rules.

CR0~CR9: Third pixel R data CG0~CG9: Third pixel G data CB0~CB9: Third pixel B data DR0~DR9: Fourth pixel R data DG0~DG9: Fourth pixel G data DB0~DB9: Fourth pixel B data

Note (1) A ~ D channel are first, second, third and fourth pixel respectively.

Note (2) The system must have the transmitter to drive the module.

Note (3) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.




PRODUCT SPECIFICATION

5.5 LVDS INTERFACE

JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open



AR0~AR9: First Pixel R Data (9; MSB, 0; LSB)

AG0~AG9: First Pixel G Data (9; MSB, 0; LSB)

AB0~AB9: First Pixel B Data (9; MSB, 0; LSB)

DE : Data enable signal DCLK: Data clock signal

RSV: Reserved

Version 2.1 28 Date:07 Apr.2011





5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 10-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Data Signal																			
	Color					R	ed									Gre	een									В	lue				
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	В9	В8	В7	В6	В5	B4	вз	B2	В1	ВС
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Crov	Red (2)	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
Gray	:			:	:	:	:	:	:	:	:	:			9.		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale Of	:			:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	;	:	:	:	:	:	:	:	:	:
	Red (1021)	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
Red	Red (1022)	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
	Red (1023)	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
0	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
Gray	:		:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:		:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Green (1021)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0
Green	Green (1022)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0
	Green (1023)	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	С
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	С
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (1021)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	1
	Blue (1022)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	C

Version 2.1 29 Date:07 Apr.2011

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





	Blue (1023)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.1 30 Date:07 Apr.2011



PRODUCT SPECIFICATION

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.

1 1 3	3 1		J		3 - 3 -		
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz	
LVDS Receiver	Input cycle to cycle jitter	T _{rcl}	-	-	200	ps	(3)
Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	-	F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}	-	-	200	KHz	(4)
LVDS	Setup Time	Tlvsu	600	-		ps	
Receiver Data	Hold Time	Tlvhd	600	-	- ps		(5)

6.1.1 Timing spec for Frame Rate = 100Hz

··· ··································								•
Signal	I	tem	Symbol	Min.	Тур.	Max.	Unit	Note
Frame rate	2D	mode	F _{r5}	94	100	106	Hz	
Flame rate	3D	mode	F _{r5}	100	100	100	Hz	(7)
		Total	Tv	1090	1350	1395	Th	Tv=Tvd+Tvb
Vertical	2D Mode	Display	Tvd	1080	1080	1080	Th	_
Active		Blank	Tvb	10	270	315	Th	_
Display		Total	Tv		1350		Th	
Term	3D Mdoe	Display	Tvd		1080		Th	(6), (8)
		Blank	Tvb		270		Th	
		Total	Th	520	550	670	Тс	Th=Thd+Thb
Horizontal	2D Mode	Display	Thd	480	480	480	Tc	_
Active		Blank	Thb	40	70	190	Tc	_
Display		Total	Th	520	550	670	Тс	Th=Thd+Thb
Term	3D Mdoe	Display	Thd	480	480	480	Тс	_
		Blank	Thb	40	70	190	Тс	_

Version 2.1 31 Date:07 Apr.2011





PRODUCT SPECIFICATION

6.1.2 Timing spec for Frame Rate = 120Hz

Signal	It	tem	Symbol	Min.	Тур.	Max.	Unit	Note
France vote	2D	mode	F _{r6}	114	120	126	Hz	
Frame rate	3D	mode	F _{r6}	120	120	120	Hz	(7)
		Total	Tv	1090	1125	1395	Th	Tv=Tvd+Tv b
Vertical	2D Mode	Display	Tvd	1080	1080	1080	Th	-
Active		Blank	Tvb	10	45	315	Th	_
Display Term		Total	Tv		1125		Th	
101111	3D Mdoe	Display	Tvd		1080		Th	(6), (8)
		Blank	Tvb		45		Th	
		Total	Th	520	550	670	Тс	Th=Thd+T hb
Horizontal	2D Mode	Display	Thd	480	480	480	Тс	_
Active		Blank	Thb	40	70	190	Тс	_
Display Term		Total	Th	520	550	670	Тс	Th=Thd+T hb
	3D Mdoe	Display	Thd	480	480	480	Тс	_
		Blank	Thb	40	70	190	Tc	_

Note (1) Since the module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

Note (2) Please make sure the range of pixel clock has follow the below equation:


$$\mathsf{Fclkin}(\mathsf{max}) \geqq \mathsf{Fre} \mathop{\diagdown} \mathsf{Tv} \mathop{\diagdown} \mathsf{Th}$$


 $Fr_5 \times Tv \times Th \ge Fclkin(min)$






INPUT SIGNAL TIMING DIAGRAM





Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I $T_1 - TI$




Version 2.1 33 Date:07 Apr.2011






Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.



Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM



- Note (6) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 100Hz 3D mode and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 120Hz 3D mode
- Note (7) In 3D mode, the set up Fr5 and Fr6 in Typ. ±3 Hz .In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)
- Note (8) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)

Version 2.1 34 Date:07 Apr.2011




6.2 POWER ON/OFF SEQUENCE

Global LCD Panel Exchange Center

 $(Ta = 25 \pm 2 \, ^{\circ}C)$

6.2.1 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.




Power ON/OFF Sequence



PRODUCT SPECIFICATION

6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON



- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.






7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit		
Ambient Temperature	Та	25±2	°C		
Ambient Humidity	Ha	50±10	%RH		
Supply Voltage	V _{CC}	12V	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
LED Current	Ι _L	160	mA		

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring in a windless room.



Version 2.1 37 Date:07 Apr.2011





7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Ite	m	Symbol		Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio				4000	6000	-	-	Note (2)	
Response Tim	ie	Gray t	o gray			6	12	ms	Note (3)
Center Luminance of White			2D		320	400	-	cd/m ²	Note (4)
		L _C	3D			55	-4	cd/m ²	Note (8)
White Variation	n	8	W				1.3	-	Note (6)
			2D		-	-	4	%	Note (5)
Cross Talk		CT	CT 3D-W		-	4	-	%	Note (8)
			3D-D		-	11	ı	%	Note (8)
	Red	F	Rx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.649		-	
	Reu	F	Ry	Viewing angle at		0.328		-	
	Green	Gx Gy Bx By Wx Wy		normal direction	Typ 0.03	0.289	- Typ.+ - 0.03	-	
	Green					0.625		-	
Color	Blue					0.150		-	
Chromaticity						0.050		-	
Omomation	White					0.280		-	
						0.290		-	
	Correlated of	d color temperature				9800		K	
	Color Gamut	C.	.G.		-	72	-	%	NTSC
Viewing Angle	Horizontal	θ	x+		80	88	-		
		θ	x ⁻	OD: 00	80	88	-	Dos	(1)
	Vertical	θ	_Y +	CR≥20	80	88	ı	Deg.	
		θ	Υ-		80	88	1		
Transmission the up polarize		Φ	up			90		Deg.	(7)


Version 2.1 38 Date:07 Apr.2011





Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80.



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:




The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023.

Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Version 2.1 39 Date:07 Apr.2011



Definition of Response Time (T_R, T_F) :



Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 1023 at center point.

 $L_C = L(5)$, where L(x) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)









YA = Luminance of measured location without gray level 255 pattern (cd/m2)

YB = Luminance of measured location with gray level 255 pattern (cd/m2)






Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$



Version 2.1 41 Date:07 Apr.2011




Global LCD Panel Exchange Center


PRODUCT SPECIFICATION

Note (7) This is a reference for designing the shutter glasses of 3D application.

Definition of the transmission direction of the up polarizer:



The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.




Version 2.1 42 Date:07 Apr.2011




Note(8) Definition of the 3D mode performance (measured under 3D mode):

a. Test pattern

Left eye image and right eye image are displayed alternated



Measurement setup



Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation.

The luminance of the test pattern "WW", denoted L(WW); the luminance of the test pattern "WB", denoted L(WB); the luminance of the test pattern "BW", denoted L(BW); the luminance of the test pattern "BB", denoted "L(BB)

Definition of the Center Luminance of White, Lc (3D): L(WW)

Definition of the 3D mode white crosstalk, CT (3D-W) : $CT(3D-W) \equiv \frac{L(WB) - L(BB)}{L(WW) - L(BB)}$

Definition of the 3D mode dark crosstalk, CT (3D-D) : $CT(3D-D) \equiv \left| \frac{L(WW) - L(BW)}{L(WW) - L(BB)} \right|$






8. DEFINITION OF LABELS

Global LCD Panel Exchange Center


8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



Model Name: V546H1-LS2

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 2001=1, 2002=2, 2003=3, 2004=4...2010=0, 2011=1, 2012=2...

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: $1 \rightarrow \text{Line1}, 2 \rightarrow \text{Line 2}, \dots \text{etc.}$

Version 2.1 44 Date:07 Apr.2011



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

9. Packaging

9.1 PACKING SPECIFICATIONS

- (1) 3 LCD TV modules / 1 Box
- (2) Box dimensions: 1334(L) X 284 (W) X 856 (H)
- (3) Weight: approximately 48Kg (3 modules per box)

9.2 PACKING METHOD




Figure.9-1 packing method



Air Transportation






Figure. 9-2 Packing method

Version 2.1 46 Date:07 Apr.2011





10.Internal Standart

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) UL 60950-1, UL 60065: Standard for Safety of Information Technology Equipment Including electrical Business Equipment.
 - (2) IEC 60950-1:2005, IEC 60065:2001+ A1:2005; Standard for Safety of International Electrotechnical Commission
 - (3) EN 60950-1:2006+ A11:2009, EN60065:2002 + A1:2006 + A11:2008; European Committee for Electrotechnical Standardization (CENELEC), EUROPEAN STANDARD for Safety of Information Technology Equipment Including Electrical Business Equipment.

10.2 EMC

- (1) ANSI C63.4 Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHZ. " Anerican National standards Institute(ANSI)
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "European Committee for Electortechnical Standardization.(CENELEC)

Version 2.1 47 Date:07 Apr.2011



11. PRECAUTIONS

11.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED will be higher than that of room temperature.


11.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.






12. MECHANICAL CHARACTERISTIC



Version 2.1 49 Date:07 Apr.2011








Version 2.1 50 Date:07 Apr.2011







Version 2.1 51 Date:07 Apr.2011



Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

Appendix A

Local Dimming demo function


A.1 I2C address and write command

Device address: 0xC2 Register address: 0x01

Command data: 0x00: Local Dimming demo mode OFF (Note 1)


0x01: Local Dimming demo mode ON (Demo in right half screen) (Note 2)

	Device Address		Register Address		Command Data		
START	11000010 (0xC2)	ACK	00000001 (0x01)	ACK	00000001 (0x01)	ACK	STOP



Note 1: Local Dimming demo OFF

Note 2: Local Dimming demo ON



Version 2.1 Date:07 Apr.2011





A.2 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t _{SU-STA}	Start setup time	250	ı	ns
t _{HD-STA}	Start hold time	250	1	ns
t _{SU-DAT}	Data setup time	80	-	ns
t _{HD-DAT}	Data hold time	0	-	ns
t _{SU-STO}	Stop setup time	250	1	ns
t _{BUF}	Time between Stop condition and	500	-	ne
	next Start condition	500		ns

